

IN THE CLAIMS

Please amend the claims as follows:

1. (previously presented) A digital signal transmission system comprising:

2        a first driver circuit receiving a first data input signal and generating a first driver  
3        output signal in response to a clock signal, said first driver output coupled to a first input  
4        of a first transmission line;

5        a receiver circuit having a first receiver input coupled to a first output of said first  
6        transmission line and a second receiver input coupled to a reference voltage; and

7        a first terminating network receiving programming signals and generating a first  
8        terminating voltage with a first source impedance at a first node, said first node coupled  
9        to said first output of said first transmission line, wherein said first terminating voltage is  
10      modified in response to said programming signals while maintaining a pre-determined  
11      magnitude of said first source impedance.

1. (previously presented) A digital signal transmission system comprising:

2        a first driver circuit receiving a first data input signal and generating a first driver  
3        output signal in response to a clock signal, said first driver output coupled to a first input  
4        of a first transmission line;

5        a receiver circuit having a first receiver input coupled to a first output of said first  
6        transmission line and a second receiver input coupled to a reference voltage;

7        a first terminating network receiving programming signals and generating a first  
8        terminating voltage with a first source impedance at a first node, said first node coupled  
9        to said first output of said first transmission line, wherein said first terminating voltage is  
10      modified in response to said programming signals while maintaining a pre-determined  
11      magnitude of said first source impedance;

12      a second driver circuit receiving said clock signal and generating a first clock  
13      output signal coupled to a second input of a second transmission line;

14            a second terminating network generating a second terminating voltage with said  
15        first source impedance at a second node, said second node coupled to a second output of  
16        said second transmission line;

17            a third driver circuit receiving said clock signal and generating a second clock  
18        output signal coupled to a third input of a third transmission line, said second clock  
19        output signal a complement of said first clock output signal;

20            a third terminating network generating a third terminating voltage with said first  
21        source impedance at a third node, said third node coupled to a third output of said third  
22        transmission line; and

23            a filter network receiving said second and third outputs and generating said  
24        reference voltage.

1        3. (original) The digital signal transmission system of claim 2, wherein said filter  
2        network comprises:

3            a first resistor coupled to said second output and to a reference node;

4            a second resistor coupled to said third output and said reference node; and

5            a capacitor coupled to said reference node and at least one potential of said  
6        second power supply voltage, said reference node generating said reference voltage.

1        4. (previously presented) The digital signal transmission system of claim 2, wherein said  
2        first terminating network comprises:

3            a number N resistor voltage divider circuits each having an output node, a  
4        positive voltage node, and a negative voltage node;

5            a first electronic switch coupled from each one of said positive voltage nodes to a  
6        positive potential of a power supply voltage, each of said first electronic switches  
7        controlled by one of said programming signals; and

8            a second electronic switch coupled from each one of said negative voltage nodes  
9        to a negative potential of said power supply voltage, each of said second electronic  
10       switches controlled by said corresponding one of said programming signals, wherein

11 each of said first electronic switches couples said first voltage to one of said positive  
12 voltage nodes in response to a first state of said one of said programming signals and  
13 each of said second electronic switches couples said second voltage to one of said  
14 negative voltage nodes in response to a second state of said corresponding one of said  
15 programming signals, and wherein said output nodes of each of said plurality of voltage  
16 divider networks are coupled forming said first node, said first node generating said first  
17 terminating voltage with said corresponding first source impedance.

1 5. (previously presented) The digital signal transmission system of claim 2, wherein said  
2 first terminating voltage is modified in a number M integer increments.

1 6. (previously presented) The digital signal transmission system of claim 5, wherein said  
2 number N corresponds to a minimum number of said N resistor voltage divider networks  
3 necessary to generate said M integer increments of said first terminating voltage.

1 7. (previously presented) A digital signal transmission system comprising:

2 a driver circuit in a first integrated circuit (IC) receiving a data signal and  
3 generating a data signal output, said data signal output coupled to a first input of a  
4 first transmission line;

5 a termination network in a second IC receiving programming signals and  
6 generating a termination voltage having a first source impedance in response to said  
7 programming signals at a termination node, wherein said termination node is coupled to  
8 an output of said first transmission line;

9 a differential receiver in said second IC having a second input coupled to said  
10 termination node and a third input coupled to a reference voltage; and

11 a reference network receiving a first clock transmitted from said first IC with a  
12 second transmission line, a second clock transmitted from said first IC with a third  
13 transmission line, and said programming signals and, generating said reference voltage in  
14 response to the first and second clock, wherein said terminating voltage is varied in

15 response to said programming signals while maintaining a pre-determined magnitude of  
16 said first source impedance.

1 8. (original) A method for optimizing a noise margin in a digital signal transmission  
2 system comprising the steps of:

3 transmitting a data signal on a first transmission line at transitions of a clock  
4 signal;

5 receiving an output of said first transmission line at a first input of a differential  
6 input receiver, said first input coupled to a first node of a terminating network receiving  
7 programming signals and generating a first terminating voltage with a first source  
8 impedance at said first node;

9 coupling a second input of said differential receiver to a reference voltage;

10 modifying said terminating voltage in response to said programming signals;

11 monitoring an output of said differential receiver for a quality of a received data  
12 signal; and

13 setting said first terminating voltage at an optimized level corresponding to said  
14 quality of said received data signal.

1 9. (original) The method of claim 8 further comprising the steps of:

2 transmitting said clock signal on a second transmission line terminated at a  
3 second node of a second termination network generating a second terminating voltage  
4 with a second source impedance at said second node;

5 transmitting a complement of said clock signal on a third transmission line  
6 terminated at a third node of a third termination network generating a third termination  
7 voltage with a third source impedance at said third node; and

8 coupling said second and third node to a reference node using a first filter  
9 network, said reference node generating said reference voltage.

1 10. (original) The method of claim 8, wherein said first source impedance remains fixed  
2 during said step modifying of said terminating voltage.

11. (previously presented) A data processing system comprising:

2 a processor central processing unit (CPU) integrated circuit (IC) chip operable to  
3 transmit off-chip signals, having circuitry for transmitting a digital signal on a first  
4 transmission line corresponding to edges of a clock signal, circuitry for terminating said  
5 first transmission line in a programmable terminating voltage having a source impedance,  
6 said programmable terminal voltage modified in response to first program signals, and

7 circuitry for receiving said digital signal at a first receiver input coupled to said  
8 programmable terminal voltage and an output of said first transmission line, receiving a  
9 reference voltage at a second receiver input coupled, and generating a receiver output;

10 a random access memory (RAM); and

11 a bus system coupling said CPU to said RAM, wherein said terminal voltage is  
12 modified while controlling the magnitude of said source impedance to optimize said  
13 received digital signal.

12. (currently amended) A data processing system comprising:

2 a processor central processing unit (CPU) integrated circuit (IC) chip operable to  
3 transmit off-chip signals, having circuitry for transmitting a digital signal on a first  
4 transmission line corresponding to edges of a clock signal, circuitry for terminating said  
5 first transmission line in a programmable terminating voltage having a source impedance,  
6 said programmable terminal voltage modified in response to first program signals, and

7 circuitry for receiving said digital signal at a first receiver input coupled to said  
8 programmable terminal voltage and an output of said first transmission line, receiving a  
9 reference voltage at a second receiver input coupled, and generating a receiver output;

10 a random access memory (RAM);

11 a bus system coupling said CPU to said RAM, wherein said terminal voltage is  
12 modified while controlling the magnitude of said source impedance to optimize said  
13 received digital signal; The data processing system of claim 11 comprising:

14 circuitry for transmitting said clock signal on a second transmission line;

15                   circuitry for transmitting a complement of said clock signal on a third  
16 transmission;

17                   circuitry for terminating said clock signal at a second output of said second  
18 transmission line;

19                   circuitry for terminating said complement clock signal at a third output of said  
20 third transmission line; and

21                   circuitry for coupling said second output and said third output to said reference voltage,  
22 wherein said reference voltage is modulated by a selected frequency content of said clock  
23 signal and said complement clock signal.

1                   13. (original) A signal transmission system comprising:

2                   circuitry for transmitting a digital signal on a first transmission line corresponding  
3 to edges of a clock signal;

4                   circuitry for terminating said first transmission line in a programmable terminal  
5 voltage having a source impedance, said programmable terminal voltage modified in  
6 response to first program signals; and

7                   circuitry for receiving said digital signal in a first receiver input coupled to said  
8 programmable terminal voltage and an output of said first transmission line and  
9 generating a receiver output in response to said received digital signal and a reference  
10 voltage coupled to a second receiver input, wherein said programmable terminating  
11 voltage is modified to optimize said received digital signal.

1                   14. (currently amended) A signal transmission system comprising:

2                   circuitry for transmitting a digital signal on a first transmission line corresponding  
3 to edges of a clock signal;

4                   circuitry for terminating said first transmission line in a programmable terminal  
5 voltage having a source impedance, said programmable terminal voltage modified in  
6 response to first program signals;

7           circuitry for receiving said digital signal in a first receiver input coupled to said  
8           programmable terminal voltage and an output of said first transmission line and  
9           generating a receiver output in response to said received digital signal and a reference  
10           voltage coupled to a second receiver input, wherein said programmable terminating  
11           voltage is modified to optimize said received digital signal; The signal transmission  
12           system of Claim 13 comprising:

13           circuitry for transmitting said clock signal on a second transmission line;

14           circuitry for transmitting a complement of said clock signal on a third  
15           transmission;

16           circuitry for terminating said clock signal at a second output of said second  
17           transmission line;

18           circuitry for terminating said complement clock signal at a third output of said  
19           third transmission line; and

20           circuitry for coupling said second output and said third output to said reference voltage,  
21           wherein said reference voltage is modulated by a selected frequency content of said clock  
22           signal and said complement clock signal.

1           15 (previously presented) A digital signal transmission system comprising:

2           a first driver circuit receiving a first data input signal and generating a first driver  
3           output signal in response to a clock signal, said first driver output coupled to a  
4           first input of a first transmission line;

5           a receiver circuit having a first receiver input coupled to a first output of said first  
6           transmission line and a second receiver input coupled to a reference voltage; and

7           a first terminating network receiving programming signals and generating a first  
8           terminating voltage with a first source impedance at a first node, said first node coupled  
9           to said first output of said first transmission line, said first terminating voltage modified  
10           in response to said programming signals while maintaining a pre-determined magnitude  
11           of said first source impedance,

12           wherein said first terminating network has a number N resistor voltage divider  
13           circuits each having an output node, a positive voltage node, and a negative voltage node,

14 a first electronic switch coupled from each one of said positive voltage nodes to a  
15 positive potential of a power supply voltage, each of said first electronic switches  
16 controlled by one of said programming signals, and a second electronic switch coupled  
17 from each one of said negative voltage nodes to a negative potential of said power supply  
18 voltage, each of said second electronic switches controlled by said corresponding one of  
19 said programming signals, wherein each of said first electronic switches couples said first  
20 voltage to one of said positive voltage nodes in response to a first state of said one of said  
21 programming signals and each of said second electronic switches couples said second  
22 voltage to one of said negative voltage nodes in response to a second state of said  
23 corresponding one of said programming signals, and wherein said output nodes of each  
24 of said plurality of voltage divider networks are coupled forming said first node, said first  
25 node generating said first terminating voltage with said corresponding first source  
26 impedance.

1 16. (previously presented) The digital signal transmission system of claim 14, wherein  
2 said first terminating voltage is modified in a number M integer increments.

1 17. (previously presented) The digital signal transmission system of claim 16, wherein  
2 said number N corresponds to a minimum number of said N resistor voltage divider  
3 networks necessary to generate said M integer increments of said first terminating  
4 voltage.